Instruction set extensions are a small number of custom instructions specifically designed to accelerate the processing of a given kind of workload such as multimedia or cryptography. Enhancing a general-purpose RISC processor with a few application-specific instructions to facilitate the inner loop operations of public-key cryptosystems can result in a significant performance gain.
In this paper we introduce a set of five custom instructions to accelerate arithmetic operations in finite fields GF p and GF 2 m. Our experimental results show that an extended MIPS32 core is able to perform an elliptic curve scalar multiplication over a bit prime field in 36 msec, assuming a clock speed of 33 MHz. An elliptic curve scalar multiplication over the binary field GF 2 takes only 21 msec, which is approximately six times faster than a software implementation on a standard MIPS32 processor.
(mh=BiDc3hTG0JbhK1J7)6.jpg "Girls Cesson")
Download to read the full chapter text. These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
American National Standards Institute. Google Scholar. Brown, M. In: Naccache, D. CT-RSA LNCS, vol. Springer, Heidelberg Chapter Google Scholar. Cohen, H. In: Ohta, K. Comba, P. IBM Systems Journal 29 4 , β Article Google Scholar. Dhem, J. In: Zhou, J. ACNS Hankerson, D. In: Paar, C.
CHES Designs, Codes and Cryptography 14 1 , 57β69 IEEE Micro 16 3 , 26β33 Lee, R. IEEE Micro 15 2 , 22β32 In: Roy, B. Menezes, J. Book Google Scholar. Montgomery, P. Mathematics of Computation 44 , β Nahum, E. National Institute of Standards and Technology. Federal Information Processing Standards Publication SystemC Version 2. Phillips, B. Schroeppel, R. In: Coppersmith, D. Solinas, J. Download references. You can also search for this author in PubMed Google Scholar.
